|
|
|
|
LEADER |
00000Cam#a22000003a#4500 |
001 |
INGC-MON-08059 |
003 |
AR-LpUFI |
005 |
20221019003535.0 |
008 |
060510s2000 ||| fr||||| |0 0|spa d |
020 |
|
|
|a 8429126163
|
080 |
|
|
|a 681.321
|
100 |
1 |
|
|a Patterson, David A.
|9 274820
|
245 |
0 |
0 |
|a Estructura y diseño de computadores. Tomo I :
|b interficie circuitería /programación
|
260 |
|
|
|a Barcelona :
|b Reverté,
|c 2000.
|
599 |
|
|
|a E4276 COM EST9446;E4277 COM EST9447;E4278 COM EST9448;28982 COM;28983 COM;29042 COM;29043 COM;29044 COM;29045 COM
|
650 |
|
4 |
|a ARQUITECTURA DE COMPUTADORAS
|9 266705
|
650 |
|
4 |
|a RENDIMIENTO
|9 272409
|
650 |
|
4 |
|a LENGUAJE DE MAQUINA
|9 279604
|
650 |
|
4 |
|a LOGICA BOOLEANA
|9 279605
|
650 |
|
4 |
|a SEÑALES DE CONTROL
|9 279606
|
650 |
|
4 |
|a SEGMENTACION
|9 279607
|
650 |
|
4 |
|a ENTRADA/SALIDA
|9 279608
|
650 |
|
4 |
|a MEMORIAS
|9 270823
|
650 |
|
4 |
|a MULTIPROCESADORES
|9 276866
|
650 |
|
4 |
|a LENGUAJE MIPS R2000
|9 279609
|
650 |
|
4 |
|a DISEÑO LOGICO
|9 264041
|
700 |
1 |
|
|a Hennessy, John L.
|9 274819
|
929 |
|
|
|a E4276 /E4278 COM; 28982/28983 COM; 29042/29045 COM; 36454/36456 COM Tesoro Nacional 2008
|
942 |
|
|
|c LIB
|6 _
|
959 |
|
|
|a MON
|
960 |
|
|
|a 8381
|
970 |
|
|
|a Registro convertido en forma automatizada
|
990 |
|
|
|a GBY
|
999 |
|
|
|c 8057
|d 8057
|
040 |
|
|
|a AR-LpUFI
|c AR-LpUFI
|