Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications

Detalles Bibliográficos
Autor Principal: Franco, Jacopo
Otros autores o Colaboradores: Kaczer, Ben, Groeseneken, Guido
Formato: Libro
Lengua:inglés
Datos de publicación: Dordrecht : Springer Netherlands : Imprint: Springer, 2014.
Series:Springer Series in Advanced Microelectronics, 47
Temas:
Acceso en línea:http://dx.doi.org/10.1007/978-94-007-7663-0
Resumen:Due to the ever increasing electric fields in scaled CMOS devices, reliability is becoming a showstopper for further scaled technology nodes. Although several groups have already demonstrated functional Si channel devices with aggressively scaled Equivalent Oxide Thickness (EOT) down to 5Ã., a 10 year reliable device operation cannot be guaranteed anymore due to severe Negative Bias Temperature Instability. This book focuses on the reliability of the novel (Si)Ge channel quantum well pMOSFET technology. This technology is being considered for possible implementation in next CMOS technology nodes, thanks to its benefit in terms of carrier mobility and device threshold voltage tuning. We observe that it also opens a degree of freedom for device reliability optimization. By properly tuning the device gate stack, sufficiently reliable ultra-thin EOT devices with a 10 years lifetime at operating conditions are demonstrated. The extensive experimental datasets collected on a variety of processed 300mm wafers and presented here show the reliability improvement to be process- and architecture-independent and, as such, readily transferable to advanced device architectures as Tri-Gate (finFET) devices. We propose a physical model to understand the intrinsically superior reliability of the MOS system consisting of a Ge-based channel and a SiO2/HfO2 dielectric stack. The improved reliability properties here discussed strongly support (Si)Ge technology as a clear frontrunner for future CMOS technology nodes.
Descripción Física:xix, 187 p. : il.
ISBN:9789400776630
ISSN:1437-0387 ;
DOI:10.1007/978-94-007-7663-0

MARC

LEADER 00000Cam#a22000005i#4500
001 INGC-EBK-000888
003 AR-LpUFI
005 20220927110202.0
007 cr nn 008mamaa
008 131018s2014 ne | s |||| 0|eng d
020 |a 9789400776630 
024 7 |a 10.1007/978-94-007-7663-0  |2 doi 
050 4 |a QC610.9-611.8 
072 7 |a TJFD5  |2 bicssc 
072 7 |a TEC008090  |2 bisacsh 
100 1 |a Franco, Jacopo.  |9 262217 
245 1 0 |a Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications   |h [libro electrónico] /   |c by Jacopo Franco, Ben Kaczer, Guido Groeseneken. 
260 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2014. 
300 |a xix, 187 p. :   |b il. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Springer Series in Advanced Microelectronics,  |x 1437-0387 ;  |v 47 
505 0 |a 1 Introduction -- 2 Degradation mechanisms -- 3 Techniques and devices -- 4 Negative Bias Temperature Instability in (Si)Ge pMOSFETs -- 5 Negative Bias Temperature Instability in nanoscale devices -- 6 Channel Hot Carriers and other reliability mechanisms -- 7 Conclusions and perspectives. 
520 |a Due to the ever increasing electric fields in scaled CMOS devices, reliability is becoming a showstopper for further scaled technology nodes. Although several groups have already demonstrated functional Si channel devices with aggressively scaled Equivalent Oxide Thickness (EOT) down to 5Ã., a 10 year reliable device operation cannot be guaranteed anymore due to severe Negative Bias Temperature Instability. This book focuses on the reliability of the novel (Si)Ge channel quantum well pMOSFET technology. This technology is being considered for possible implementation in next CMOS technology nodes, thanks to its benefit in terms of carrier mobility and device threshold voltage tuning. We observe that it also opens a degree of freedom for device reliability optimization. By properly tuning the device gate stack, sufficiently reliable ultra-thin EOT devices with a 10 years lifetime at operating conditions are demonstrated. The extensive experimental datasets collected on a variety of processed 300mm wafers and presented here show the reliability improvement to be process- and architecture-independent and, as such, readily transferable to advanced device architectures as Tri-Gate (finFET) devices. We propose a physical model to understand the intrinsically superior reliability of the MOS system consisting of a Ge-based channel and a SiO2/HfO2 dielectric stack. The improved reliability properties here discussed strongly support (Si)Ge technology as a clear frontrunner for future CMOS technology nodes. 
650 0 |a Electronic circuits.  |9 259798 
650 0 |a Optical materials.  |9 259680 
650 0 |a Electronic materials.  |9 259681 
650 1 4 |a Physics.  |9 259968 
650 2 4 |a Semiconductors.  |9 259967 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Electronic Circuits and Devices.  |9 260105 
700 1 |a Kaczer, Ben.  |9 262218 
700 1 |a Groeseneken, Guido.  |9 262219 
776 0 8 |i Printed edition:  |z 9789400776623 
856 4 0 |u http://dx.doi.org/10.1007/978-94-007-7663-0 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a SKV  |c 28316  |d 28316