Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /

Detalles Bibliográficos
Autor Principal: Mandal, Ayan
Otros autores o Colaboradores: Khatri, Sunil P., Mahapatra, Rabi
Formato: Libro
Lengua:inglés
Datos de publicación: New York, NY : Springer New York : Imprint: Springer, 2014.
Temas:
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-9405-8
Resumen:This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized.  Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.   â_¢Â Describes novel methods for high-speed network-on-chip (NoC) design; â_¢Â Enables readers to understand NoC design from both circuit and architectural levels; â_¢Â Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC; â_¢Â Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art.
Descripción Física:xiii, 143 p. : il.
ISBN:9781461494058
DOI:10.1007/978-1-4614-9405-8

MARC

LEADER 00000Cam#a22000005i#4500
001 INGC-EBK-000140
003 AR-LpUFI
005 20220927105649.0
007 cr nn 008mamaa
008 131113s2014 xxu| s |||| 0|eng d
020 |a 9781461494058 
024 7 |a 10.1007/978-1-4614-9405-8  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
100 1 |a Mandal, Ayan.  |9 260227 
245 1 0 |a Source-Synchronous Networks-On-Chip   |h [libro electrónico] : ;   |b Circuit and Architectural Interconnect Modeling /  |c by Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra. 
260 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a xiii, 143 p. :   |b il. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Clock Distribution for fast Networks-on-Chip -- Fast Network-on-Chip Design -- Fast On-Chip Data transfer using Sinusoid Signals -- Conclusion and Future Work. 
520 |a This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized.  Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.   â_¢Â Describes novel methods for high-speed network-on-chip (NoC) design; â_¢Â Enables readers to understand NoC design from both circuit and architectural levels; â_¢Â Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC; â_¢Â Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art. 
650 0 |a Engineering.  |9 259622 
650 0 |a Microprocessors.  |9 259640 
650 0 |a Electronics.  |9 259648 
650 0 |a Microelectronics.  |9 259649 
650 0 |a Electronic circuits.  |9 259798 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Processor Architectures.  |9 259645 
650 2 4 |a Instrumentation.  |9 259652 
700 1 |a Khatri, Sunil P.  |9 260233 
700 1 |a Mahapatra, Rabi.  |9 260229 
776 0 8 |i Printed edition:  |z 9781461494041 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-9405-8 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a SKV  |c 27568  |d 27568