SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applications /

Detalles Bibliográficos
Autor Principal: Mehta, Ashok B.
Formato: Libro
Lengua:inglés
Datos de publicación: New York, NY : Springer New York : Imprint: Springer, 2014.
Temas:
Acceso en línea:http://dx.doi.org/10.1007/978-1-4614-7324-4
Resumen:This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage.  Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question â_~have we functionally verified everythingâ_T.  Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.  Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug.   ·         Covers both SystemVerilog Assertions and SytemVerilog Functional Coverage language and methodologies; ·         Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; ·         Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example; ·         Includes practical labs that enable readers to put in practice the concepts explained in the book.
Descripción Física:xxxiii, 356 p. :
ISBN:9781461473244
DOI:10.1007/978-1-4614-7324-4

MARC

LEADER 00000Cam#a22000005i#4500
001 INGC-EBK-000086
003 AR-LpUFI
005 20220927105624.0
007 cr nn 008mamaa
008 130805s2014 xxu| s |||| 0|eng d
020 |a 9781461473244 
024 7 |a 10.1007/978-1-4614-7324-4  |2 doi 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
100 1 |a Mehta, Ashok B.  |9 260052 
245 1 0 |a SystemVerilog Assertions and Functional Coverage   |h [libro electrónico] : ;   |b Guide to Language, Methodology and Applications /  |c by Ashok B. Mehta. 
260 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a xxxiii, 356 p. :  
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- System Verilog Assertions -- Immediate Assertions -- Concurrent Assertions â_" Basics (sequence, property, assert).- Sampled Value Functions   $rose, $fell -- Operators -- System Functions and Tasks -- Multiple clocks -- Local Variables -- Recursive property -- Detecting and using endpoint of a sequence -- â_~expectâ_T -- â_~assumeâ_T and formal (static functional) verification -- Other important topics -- Asynchronous Assertions !!! -- IEEE-1800â_"2009 Features -- SystemVerilog Assertions LABs -- System Verilog Assertions â_" LAB Answers -- Functional Coverage -- Performance Implications of coverage methodology -- Coverage Options (Reference material). 
520 |a This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage.  Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question â_~have we functionally verified everythingâ_T.  Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.  Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug.   ·         Covers both SystemVerilog Assertions and SytemVerilog Functional Coverage language and methodologies; ·         Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; ·         Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example; ·         Includes practical labs that enable readers to put in practice the concepts explained in the book. 
650 0 |a Engineering.  |9 259622 
650 0 |a Microprocessors.  |9 259640 
650 0 |a Electronics.  |9 259648 
650 0 |a Microelectronics.  |9 259649 
650 0 |a Electronic circuits.  |9 259798 
650 2 4 |a Circuits and Systems.  |9 259651 
650 2 4 |a Instrumentation.  |9 259652 
650 2 4 |a Processor Architectures.  |9 259645 
776 0 8 |i Printed edition:  |z 9781461473237 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-7324-4 
912 |a ZDB-2-ENG 
929 |a COM 
942 |c EBK  |6 _ 
950 |a Engineering (Springer-11647) 
999 |a SKV  |c 27514  |d 27514